

Preliminary Specifications

FEATURES:

- ComboMemories organized as:
 - 2M x16 Flash + 1024K x16 PSRAM
- Single 2.7-3.3V Read and Write Operations
- Concurrent Operation
 - Read from or Write to PSRAM while Erase/Program Flash
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- Low Power Consumption:
 - Active Current: 15 mA (typical) for Flash or PSRAM Read
 - Standby Current: 60 µA (typical)
- Flexible Erase Capability
 - Uniform 2 KWord sectors
 - Uniform 32 KWord size blocks
- Erase-Suspend/Erase-Resume Capabilities
- Security-ID Feature
 - SST: 128 bits; User: 128 bits

• Hardware Block-Protection/WP# Input Pin

- Top Block-Protection (top 32 KWord) for SST32HF32A2
- Fast Read Access Times:
 - Flash: 70 ns
 - PSRAM: 70 ns
- Latched Address and Data for Flash
- Flash Fast Erase and Word-Program:
 - Sector-Erase Time: 18 ms (typical)
 - Block-Erase Time: 18 ms (typical)
 - Chip-Erase Time: 40 ms (typical)
 - Word-Program Time: 7 μs (typical)
- Flash Automatic Erase and Program Timing
 - Internal V_{PP} Generation
- Flash End-of-Write Detection
 - Toggle Bit
 - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard Command Set
- Package Available
 - 63-ball LFBGA (8mm x 10mm x 1.4mm)
 - 62-ball LFBGA (8mm x 10mm x 1.4mm)
- All non-Pb (lead-free) devices are RoHS compliant

PRODUCT DESCRIPTION

The SST32HF32A2 ComboMemory devices integrate a CMOS flash memory bank with a CMOS PseudoSRAM (PSRAM) memory bank in a Multi-Chip Package (MCP), manufactured with SST's proprietary, high-performance SuperFlash technology.

Featuring high-performance Word-Program, the flash memory bank provides a maximum Word-Program time of 7 µsec. To protect against inadvertent flash write, the SST32HF32A2 devices contain on-chip hardware and software data protection schemes. The SST32HF32A2 devices offer a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST32HF32A2 devices consist of two independent memory banks with respective bank enable signals. The flash and PSRAM memory banks are superimposed in the same memory address space. Both memory banks share common address lines, data lines, WE# and OE#. The memory bank selection is done by memory bank enable signals. The PSRAM bank enable signal, BES# selects the PSRAM bank. The flash memory bank enable signal,

BEF# selects the flash memory bank. The WE# signal has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The SDP command sequence protects the data stored in the flash memory bank from accidental alteration.

The SST32HF32A2 provide the added functionality of being able to simultaneously read from or write to the PSRAM bank while erasing or programming in the flash memory bank. The PSRAM memory bank can be read or written while the flash memory bank performs Sector-Erase, Bank-Erase, or Word-Program concurrently. All flash memory Erase and Program operations will automatically latch the input address and data signals and complete the operation in background without further input stimulus requirement. Once the internally controlled Erase or Program cycle in the flash bank has commenced, the PSRAM bank can be accessed for Read or Write.



Preliminary Specifications

The SST32HF32A2 devices are suited for applications that use both flash memory and PSRAM memory to store code or data. For systems requiring low power and small form factor, the SST32HF32A2 devices significantly improve performance and reliability, while lowering power consumption, when compared with multiple chip solutions. The SST32HF32A2 inherently use less energy during erase and program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

Device Operation

The SST32HF32A2 use BES1#, BES2 and BEF# to control operation of either the flash or the PSRAM memory bank. When BEF# is low, the flash bank is activated for Read, Program or Erase operation. When BES1# is low, and BES2 is high the PSRAM is activated for Read and Write operation. BEF# and BES1# cannot be at low level, and BES2 cannot be at high level at the same time. If all bank enable signals are asserted, bus contention will result and the device may suffer permanent damage. All address, data, and control lines are shared by flash and PSRAM memory banks which minimizes power consumption and loading. The device goes into standby when BEF# and BES1# bank enables are raised to V_{IHC} (Logic High) or when BEF# is high and BES2 is low.

Concurrent Read/Write Operation

The SST32HF32A2 provide the unique benefit of being able to read from or write to PSRAM, while simultaneously erasing or programming the flash. This allows data alteration code to be executed from PSRAM, while altering the data in flash. See Figure 26 for a flowchart. The following table lists all valid states.

CONCURRENT READ/WRITE STATE TABLE

Flash	PSRAM
Program/Erase	Read
Program/Erase	Write

The device will ignore all SDP commands when an Erase or Program operation is in progress. Note that Product Identification commands use SDP; therefore, these commands will also be ignored while an Erase or Program operation is in progress.

Flash Read Operation

The Read operation of the SST32HF32A2 devices is controlled by BEF# and OE#. Both have to be low, with WE# high, for the system to obtain data from the outputs. BEF# is used for flash memory bank selection. When BEF# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to Figure 6 for further details.



Preliminary Specifications

Flash Word-Program Operation

The flash memory bank of the SST32HF32A2 devices is programmed on a word-by-word basis. Before Program operations, the memory must be erased first. The Program operation consists of three steps. The first step is the threebyte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs last. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed, within 10 us. See Figures 7 and 8 for WE# and BEF# controlled Program operation timing diagrams and Figure 21 for flowcharts. During the Program operation, the only valid flash Read operations are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. During the command sequence, WP# should be statically held high or low. Any SDP commands loaded during the internal Program operation will be ignored.

Flash Sector/Block-Erase Operation

The Flash Sector/Block-Erase operation allows the system to erase the device on a sector-by-sector (or block-byblock) basis. The SST32HF32A2 offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The address lines A_{MS}-A₁₁ are used to determine the sector address. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The address lines A_{MS}-A₁₅ are used to determine the block address. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 12 and 13 for timing waveforms. Any commands issued during the Sector- or Block-Erase operation are ignored, WP# should be statically held high or low.

Erase-Suspend/Erase-Resume Commands

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing one byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode typically within 20 μs after the Erase-Suspend command had been issued. Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/blocks will output DQ_2 toggling and DQ_6 at "1". While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume Sector-Erase or Block-Erase operation which has been suspended the system must issue Erase Resume command. The operation is executed by issuing one byte command sequence with Erase Resume command (30H) at any address in the last Byte sequence.

Flash Chip-Erase Operation

The SST32HF32A2 provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a sixbyte command sequence with Chip-Erase command (10H) at address 5555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or BEF#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 5 for the command sequence, Figure 10 for timing diagram, and Figure 25 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

Write Operation Status Detection

The SST32HF32A2 provide two software means to detect the completion of a write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$) and Toggle Bit (DQ $_6$). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.



Preliminary Specifications

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ_7 or DQ_6 . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Flash Data# Polling (DQ₇)

When the SST32HF32A2 flash memory banks are in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ₇ will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. The Data# Polling is valid after the rising edge of the fourth WE# (or BEF#) pulse for Program operation. For Sector- or Block-Erase, the Data# Polling is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 9 for Data# Polling timing diagram and Figure 22 for a flowchart.

Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read DQ $_6$ will produce alternating "1"s and "0"s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the DQ $_6$ bit will stop toggling. The device is then ready for the next operation. For Sector-, Block-, or Chip-Erase, the toggle bit (DQ $_6$) is valid after the rising edge of sixth WE# (or BEF#) pulse. DQ $_6$ will be set to "1" if a Read operation is attempted on an Erase-Suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode, DQ $_6$ will toggle.

An additional Toggle Bit is available on DQ_2 , which can be used in conjunction with DQ_6 to check whether a particular sector is being actively erased or erase-suspended. Table 1 shows detailed status bits information. The Toggle Bit (DQ_2) is valid after the rising edge of the last WE# (or BEF#) pulse of Write operation. See Figure 10 for Toggle Bit timing diagram and Figure 22 for a flowchart.

TABLE 1: WRITE OPERATION STATUS

Status		DQ ₇	DQ ₆	DQ ₂
Normal Operation	Standard Program	DQ ₇ #	Toggle	No Toggle
	Standard Erase	0	Toggle	Toggle
Erase- Suspend Mode	Read from Erase-Suspended Sector/Block	1	1	Toggle
	Read from Non- Erase-Suspended Sector/Block	Data	Data	Data
	Program	DQ ₇ #	Toggle	N/A

T1.0 1261

Note: DQ₇ and DQ₂ require a valid address when reading status information.

Flash Memory Data Protection

The SST32HF32A2 flash memory bank provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Flash Hardware Data Protection

Noise/Glitch Protection: A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, BEF# high, or WE# high will inhibit the flash Write operation. This prevents inadvertent writes during power-up or power-down.



Preliminary Specifications

Hardware Block Protection

The SST32HF32A2 support top hardware block protection, which protects the top 32 KWord block of the device. The Boot Block address is 1F8000H-1FFFFH. Program and Erase operations are prevented on the 32 KWord when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least T_{RP} , any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of T_{RHR} is required after RST# is driven high before a valid Read can take place (see Figure 17).

The Erase or Program operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity.

Flash Software Data Protection (SDP)

The SST32HF32A2 provide the JEDEC approved software data protection scheme for all flash memory bank data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three byte-load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte load sequence. The SST32HF32A2 devices are shipped with the software data protection permanently enabled. See Table 5 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode, within T_{RC} . The contents of DQ_{15} - DQ_{8} can be V_{IL} or V_{IH} , but no other value, during any SDP command sequence.

PSRAM Read

The PSRAM Read operation of the SST32HF32A2 is controlled by OE# and BES1#, both have to be low with WE# and BES2 high for the system to obtain data from the outputs. BES1# and BES2 are used for PSRAM bank selection. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 3, for further details.

PSRAM Write

The PSRAM Write operation of the SST32HF32A2 is controlled by WE# and BES1#, both have to be low, BES2 must be high for the system to write to the PSRAM. During the Word-Write operation, the addresses and data are referenced to the rising edge of either BES1#, WE#, or the falling edge of BES2 whichever occurs first. The write time is measured from the last falling edge of BES#1 or WE# or the rising edge of BES2 to the first rising edge of BES1#, or WE# or the falling edge of BES2. Refer to the Write cycle timing diagrams, Figures 4 and 5, for further details.

Product Identification

The Product Identification mode identifies the devices as the SST32HF32A2 and manufacturer as SST. This mode may be accessed by software operations only. The hardware device ID Read operation, which is typically used by programmers, cannot be used on this device because of the shared lines between flash and PSRAM in the multi-chip package. Therefore, application of high voltage to pin A₉ may damage this device. Users may use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Tables 4 and 5 for software operation, Figure 14 for the software ID entry and read timing diagram and Figure 23 for the ID entry command sequence flowchart.

TABLE 2: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST32HF32A2	0001H	235AH

T2.1 1261



Preliminary Specifications

Product Identification Mode Exit/Reset

In order to return to the standard read mode, the Software Product Identification mode must be exited. Exiting is accomplished by issuing the Exit ID command sequence, which returns the device to the Read operation. Please note that the software reset command is ignored during an internal Program or Erase operation. This command may also be used to reset the device to Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g. not read correctly. See Table 5 for software command codes, Figure 15 for timing waveform and Figure 23 for a flowchart.

Security ID


The SST32HF32A2 devices offer a 256-bit Security ID space. The Secure ID space is divided into two 128-bit segments - one factory programmed segment and one user programmed segment. The first segment is programmed and locked at SST with a random 128-bit number. The user segment is left un-programmed for the customer to program as desired.

To program the user segment of the Security ID, the user must use the Security ID Word-Program command. To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling. Once this is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a threebyte command sequence with Enter Sec ID command (88H) at address 5555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 5 for more details.

Design Considerations

SST recommends a high frequency 0.1 μ F ceramic capacitor to be placed as close as possible between V_{DD} and V_{SS}, e.g., less than 1 cm away from the V_{DD} pin of the device. Additionally, a low frequency 4.7 μ F electrolytic capacitor from V_{DD} to V_{SS} should be placed within 1 cm of the V_{DD} pin.








FIGURE 1: PIN ASSIGNMENTS FOR 62-BALL LFBGA (8MM X 10MM)




FIGURE 2: PIN ASSIGNMENTS FOR 63-BALL LFBGA (8MM X 10MM)



Preliminary Specifications

TABLE 3: PIN DESCRIPTION

TABLE 5. FIN DESCRIPTION							
Symbol	Pin Name	Functions					
A _{MS} ¹ to A ₀	Address Inputs	To provide flash address, A_{MS} - A_0 . To provide PSRAM address, A_{MS} - A_0					
DQ ₁₅ -DQ ₀	Data Inputs/Outputs	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a flash Erase/Program cycle. The outputs are in tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.					
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low					
BES1#	PSRAM Memory Bank Enable	To activate the PSRAM memory bank when BES1# is low					
BES2	PSRAM Memory Bank Enable	To activate the PSRAM memory bank when BES2 is high					
OEF# ²	Output Enable	To gate the data output buffers for Flash ² only					
OES# ²	Output Enable	To gate the data output buffers for PSRAM ² only					
WEF# ²	Write Enable	To control the Write operations for Flash ² only					
WES# ²	Write Enable	To control the Write operations for PSRAM ² only					
OE#	Output Enable	To gate the data output buffers					
WE#	Write Enable	To control the Write operations					
UBS#	Upper Byte Control (PSRAM)	To enable DQ ₁₅ -DQ ₈					
LBS#	Lower Byte Control (PSRAM)	To enable DQ ₇ -DQ ₀					
WP#	Write Protect	To protect and unprotect sectors from Erase or Program operation					
RST#	Reset	To Reset and return the device to Read mode					
V _{SSF} ²	Ground	Flash ² only					
V _{SSS} ²	Ground	PSRAM ² only					
V_{SS}	Ground						
V_{DDF}	Power Supply (Flash)	2.7-3.3V Power Supply to Flash only					
V_{DDS}	Power Supply (PSRAM)	2.7-3.3V Power Supply to PSRAM only					
NC	No Connection	Unconnected pins					

T3.1 1261

^{1.} A_{MS} = Most Significant Address A_{MS} = A_{20} for SST32HF32A2 2. LS package only



Preliminary Specifications

TABLE 4: OPERATIONAL MODES SELECTION¹

Mode	BEF#	BES1#	BES2 ²	OE# ³	WE# ³	LBS#	UBS#	DQ ₀₋₇	DQ ₈₋₁₅
Full Standby	V _{IH}	V _{IH}	Х	Х	Х	Х	Х	HIGH-Z	HIGH-Z
		Х	V _{IL}	Х	Х	Х	Х		
Output Disable	V _{IH}	V_{IL}	V _{IH}	V _{IH}	V _{IH}	Х	X	HIGH-Z	HIGH-Z
		V_{IL}	V_{IH}	Х	Х	V_{IH}	V _{IH}		
	V _{IL}	V_{IH}	Х	V_{IH}	V_{IH}	Х	Х	HIGH-Z	HIGH-Z
		Х	V_{IL}						
Flash Read	V_{IL}	V_{IH}	Х	V_{IL}	V_{IH}	Х	Х	D _{OUT}	D _{OUT}
		Х	V_{IL}						
Flash Write	V_{IL}	V _{IH}	Х	V _{IH}	V_{IL}	Х	Х	D _{IN}	D _{IN}
		Х	V_{IL}						
Flash Erase	V_{IL}	V_{IH}	Х	V_{IH}	V_{IL}	Х	Х	X	Χ
		Х	V_{IL}						
PSRAM Read	V_{IH}	V_{IL}	V_{IH}	V_{IL}	V_{IH}	V_{IL}	V_{IL}	D _{OUT}	D _{OUT}
						V_{IH}	V_{IL}	HIGH-Z	D _{OUT}
						V_{IL}	V _{IH}	D _{OUT}	HIGH-Z
PSRAM Write	V_{IH}	V_{IL}	V_{IH}	Х	V_{IL}	V_{IL}	V_{IL}	D _{IN}	D_IN
						V_{IH}	V_{IL}	HIGH-Z	D _{IN}
						V_{IL}	V _{IH}	D _{IN}	HIGH-Z
Product	V _{IL}	V_{IH}	Х	V_{IL}	V_{IH}	Х	Х		urer's ID ⁵
Identification ⁴		Х	V_{IL}					Devid	e ID ⁵

T4.1 1261

- 2. Do not apply BEF# = V_{IL} , BES1# = V_{IL} and BES2 = V_{IH} at the same time
- 3. OE# = OEF# and OES#
 WE# = WEF# and WES# for LS package only
- 4. Software mode only
- 5. With A_{MS} - A_1 = 0;SST Manufacturer's ID = 00BFH, is read with A_0 =0, SST32HF32A2 Device ID = 235AH, is read with A_0 =1.

^{1.} X can be V_{IL} or V_{IH} , but no other value.



Preliminary Specifications

TABLE 5: SOFTWARE COMMAND SEQUENCE

Command Sequence						6th Bus Write Cycle						
	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²	Addr ¹	Data ²
Word-Program	5555H	AAH	2AAAH	55H	5555H	A0H	WA ³	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _X ⁴	30H
Block-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	BA _X ⁴	50H
Chip-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Erase-Suspend	XXXXH	вон										
Erase-Resume	XXXXH	30H										
Query Sec ID ⁵	5555H	AAH	2AAAH	55H	5555H	88H						
User Security ID Word-Program	5555H	AAH	2AAAH	55H	5555H	A5H	WA ⁶	Data				
User Security ID Program Lock-Out	5555H	AAH	2AAAH	55H	5555H	85H	XXH ⁶	0000H				
Software ID Entry ^{7,8}	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit ^{9,10} /Sec ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H						
Software ID Exit ^{9,10} /Sec ID Exit	XXH	F0H										

T5.1 1261

- 1. Address format A₁₄-A₀ (Hex).
 - Addresses A_{15} - A_{20} can be V_{IL} or V_{IH} , but no other value, for Command sequence for SST32HF32A2.
- 2. DQ_{15} - DQ_{8} can be V_{IL} or V_{IH} , but no other value, for Command sequence
- 3. WA = Program Word address
- 4. SA_X for Sector-Erase; uses A_{MS} - A_{11} address lines

 $BA_{X},$ for Block-Erase; uses $A_{MS}\text{-}A_{15}$ address lines

A_{MS} = Most significant address

 $A_{MS} = A_{20}$ for SST32HF32A2.

5. With A_{MS} - A_4 = 0; Sec ID is read with A_3 - A_0 ,

SST ID is read with $A_3 = 0$ (Address range = 000000H to 000007H), User ID is read with $A_3 = 1$ (Address range = 000010H to 000017H).

Lock Status is read with A_7 - $A_0 = 0000FFH$. Unlocked: $DQ_3 = 1$ / Locked: $DQ_3 = 0$.

- 6. Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.
- 7. The device does not remain in Software Product ID Mode if powered down.
- 8. With A_{MS} - A_1 =0; SST Manufacturer ID = 00BFH, is read with A_0 = 0, SST32HF32A2 Device ID = 235AH, is read with A_0 =1.

A_{MS} = Most significant address

 $A_{MS} = A_{20}$ for SST32HF32A2.

- 9. Both Software ID Exit operations are equivalent
- 10. If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1) using the Sec ID mode again (the programmed "0" bits cannot be reversed to "1"). Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.



Preliminary Specifications

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature	20°C to +85°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V _{DD} ¹ +0.3V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V _{DD} ¹ +1.0V
Package Power Dissipation Capability (T _A = 25°C)	
Surface Mount Solder Reflow Temperature ²	
Output Short Circuit Current ³	

- 1. $V_{DD} = V_{DDF}$ and V_{DDS}
- 2. Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions. Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.
- 3. Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE

Range	Ambient Temp	V_{DD}
Commercial	0°C to +70°C	2.7-3.3V
Extended	-20°C to +85°C	2.7-3.3V

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	$C_L = 30 pF$
See Figures 19 and 20	



Preliminary Specifications

TABLE 6: DC OPERATING CHARACTERISTICS (VDD = VDDF AND VDDS = 2.7-3.3V)

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	Active V _{DD} Current				Address input = V _{ILT} /V _{IHT} , at f=5 MHz,
					V _{DD} =V _{DD} Max, all DQs open
	Read				OE#=V _{IL} , WE#=V _{IH}
	Flash		18	mA	BEF#=V _{IL} , BES1#=V _{IH} , or BES2=V _{IL}
	PSRAM		30	mA	BEF#=V _{IH} , BES1#=V _{IL} , BES2=V _{IH}
	Concurrent Operation		40	mA	BEF#=V _{IH} , BES1#=V _{IL} , BES2=V _{IH}
	Write ¹				WE#=V _{IL}
	Flash		35	mA	BEF#=V _{IL} , BES1#=V _{IH} , or BES2=V _{IL} , OE#=V _{IH}
	PSRAM		30	mA	BEF#=V _{IH} , BES1#=V _{IL} , BES2=V _{IH}
I_{SB}	Standby V _{DD} Current		110	μΑ	V _{DD} = V _{DD} Max, BEF#=BES1#=V _{IHC} , BES2=V _{ILC}
I _{RT}	Reset V _{DD} Current		30	μΑ	Reset=V _{SS} ±0.3V
ILI	Input Leakage Current		1	μΑ	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I_{LO}	Output Leakage Current		10	μΑ	V_{OUT} =GND to V_{DD} , V_{DD} = V_{DD} Max
V_{IL}	Input Low Voltage		0.8	V	V _{DD} =V _{DD} Min
V_{ILC}	Input Low Voltage (CMOS)		0.3	V	V _{DD} =V _{DD} Max
V_{IH}	Input High Voltage	0.7 V _{DD}		V	V _{DD} =V _{DD} Max
V_{IHC}	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} =V _{DD} Max
V_{OLF}	Flash Output Low Voltage		0.2	V	I_{OL} =100 μ A, V_{DD} = V_{DD} Min
V_{OHF}	Flash Output High Voltage	V _{DD} -0.2		V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min
V _{OLS}	PSRAM Output Low Voltage		0.4	V	IOL =1 mA, V _{DD} =V _{DD} Min
V _{OHS}	PSRAM Output High Voltage	2.2		V	IOH =-500 μA, V _{DD} =V _{DD} Min

^{1.} I_{DD} active while Erase or Program is in progress.

TABLE 7: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T _{PU-READ} 1	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Program/Erase Operation	100	μs

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: CAPACITANCE (T_A = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	12 pF

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 9: FLASH RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} 1	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

T9.0 1261

T6.1 1261

T7.0 1261

T8.0 1261

©2005 Silicon Storage Technology, Inc. S71261-01-000 5/05 12

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Preliminary Specifications

AC CHARACTERISTICS

TABLE 10: PSRAM READ CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T _{RCS}	Read Cycle Time	70		ns
T _{AAS}	Address Access Time		70	ns
T_{BES}	Bank Enable Access Time		70	ns
T _{OES}	Output Enable Access Time		35	ns
T _{BYES}	UBS#, LBS# Access Time		70	ns
T _{BLZS} ¹	BES# to Active Output	0		ns
T _{OLZS} ¹	Output Enable to Active Output	0		ns
T _{BYLZS} ¹	UBS#, LBS# to Active Output	0		ns
T _{BHZS} ¹	BES# to High-Z Output		25	ns
T _{OHZS} ¹	Output Disable to High-Z Output	0	25	ns
T _{BYHZS} ¹	UBS#, LBS# to High-Z Output		35	ns
T _{OHS}	Output Hold from Address Change	10		ns

T10.1 1261

TABLE 11: PSRAM WRITE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T _{WCS}	Write Cycle Time	70		ns
T _{BWS}	Bank Enable to End-of-Write	60		ns
T _{AWS}	Address Valid to End-of-Write	60		ns
T _{ASTS}	Address Set-up Time	0		ns
T _{WPS}	Write Pulse Width	60		ns
T _{WRS}	Write Recovery Time	0		ns
T _{BYWS}	UBS#, LBS# to End-of-Write	60		ns
T _{ODWS}	Output Disable from WE# Low		30	ns
T _{OEWS}	Output Enable from WE# High	0		ns
T _{DSS}	Data Set-up Time	30		ns
T _{DHS}	Data Hold from Write Time	0		ns

T11.1 1261

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



Preliminary Specifications

TABLE 12: FLASH READ CYCLE TIMING PARAMETERS $V_{DD} = 2.7-3.6V$

Symbol	Parameter	Min	Max	Units
T _{RC}	Read Cycle Time	70		ns
T _{CE}	Chip Enable Access Time		70	ns
T _{AA}	Address Access Time		70	ns
T _{OE}	Output Enable Access Time		35	ns
T _{CLZ} ¹	BEF# Low to Active Output	0		ns
T _{OLZ} ¹	OE# Low to Active Output	0		ns
T _{CHZ} ¹	BEF# High to High-Z Output		20	ns
T _{OHZ} ¹	OE# High to High-Z Output		20	ns
T _{OH} ¹	Output Hold from Address Change	0		ns
T _{RP} ¹	RST# Pulse Width	500		ns
T _{RHR} ¹	RST# High before Read	50		ns
T _{RY} ^{1,2}	RST# Pin Low to Read Mode		20	μs

T12.1 1261

TABLE 13: FLASH PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T _{BP}	Word-Program Time		10	μs
T _{AS}	Address Setup Time	0		ns
T _{AH}	Address Hold Time	30		ns
T _{CS}	WE# and BEF# Setup Time	0		ns
T _{CH}	WE# and BEF# Hold Time	0		ns
T _{OES}	OE# High Setup Time	0		ns
T _{OEH}	OE# High Hold Time	10		ns
T _{CP}	BEF# Pulse Width	40		ns
T _{WP}	WE# Pulse Width	40		ns
T _{WPH} ¹	WE# Pulse Width High	30		ns
T _{CPH} ¹	BEF# Pulse Width High	30		ns
T _{DS}	Data Setup Time	30		ns
T _{DH} ¹	Data Hold Time	0		ns
T _{IDA} ¹	Software ID Access and Exit Time		150	ns
T _{SE}	Sector-Erase		25	ms
T _{BE}	Block-Erase		25	ms
T _{SCE}	Chip-Erase		50	ms

T13.0 1261


©2005 Silicon Storage Technology, Inc. S71261-01-000 5/05 14

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

^{2.} This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase operations.

^{1.} This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.






Note: $A_{MSS} = Most Significant PSRAM Address$ $A_{MSS} = A_{19} \text{ for SST32HF32A2}$

FIGURE 3: PSRAM READ CYCLE TIMING DIAGRAM

Preliminary Specifications




Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.

- 2. If BES1# goes Low or BES2 goes high coincident with or after WE# goes Low, the output will remain at high impedance. If BES1# goes High or BES2 goes low coincident with or before WE# goes High, the output will remain at high impedance. Because D_{IN} signals may be in the output state at this time, input signals of reverse polarity must not be applied.
- 3. A_{MSS} = Most Significant PSRAM Address A_{MSS} = A_{19} for SST32HF32A2

FIGURE 4: PSRAM WRITE CYCLE TIMING DIAGRAM (WE# CONTROLLED)1






Note: 1. If OE# is High during the Write cycle, the outputs will remain at high impedance.

- 2. Because D_{IN} signals may be in the output state at this time, input signals of reverse polarity must not be applied. 3. A_{MSS} = Most Significant PSRAM Address
- $A_{MSS} = A_{19}$ for SST32HF32A2


FIGURE 5: PSRAM WRITE CYCLE TIMING DIAGRAM (UBS#, LBS# CONTROLLED)1





Note: $A_{MSF} = Most Significant Flash Address$ $A_{MSF} = A_{20} \text{ for SST32HF32A2}$

FIGURE 6: FLASH READ CYCLE TIMING DIAGRAM



Note: A_{MSF} = Most Significant Flash Address

 $A_{MSF} = A_{20}$ for SST32HF32A2


WP# must be held in proper logic state (V $_{IL}$ or V $_{IH}$) 1 μs prior to and 1 μs after the command sequence

 \boldsymbol{X} can be \boldsymbol{V}_{IL} or $\boldsymbol{V}_{IH,}$ but no other value

FIGURE 7: FLASH WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM

©2005 Silicon Storage Technology, Inc. S71261-01-000 5/05






Note: A_{MSF} = Most Significant Flash Address

 $A_{MSF} = A_{20}$ for SST32HF32A2

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence

 \boldsymbol{X} can be \boldsymbol{V}_{IL} or $\boldsymbol{V}_{IH,}$ but no other value


FIGURE 8: BEF# CONTROLLED FLASH PROGRAM CYCLE TIMING DIAGRAM



Note: $A_{MSF} = Most Significant Flash Address$ $A_{MSF} = A_{20} \text{ for SST32HF32A2}$


FIGURE 9: FLASH DATA# POLLING TIMING DIAGRAM

Preliminary Specifications



Note: $A_{MSF} = Most Significant Flash Address$ $A_{MSF} = A_{20} \text{ for SST32HF32A2}$

FIGURE 10: FLASH TOGGLE BIT TIMING DIAGRAM



Note: A_{MSF} = Most Significant Flash Address

 $A_{MSF} = A_{20}$ for SST32HF32A2

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence


This device also supports BEF# controlled Chip-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 13)

 \boldsymbol{X} can be \boldsymbol{V}_{IL} or $\boldsymbol{V}_{IH,}$ but no other value.

FIGURE 11: WE# CONTROLLED FLASH CHIP-ERASE TIMING DIAGRAM





Note: $A_{MSF} = Most Significant Flash Address$ $A_{MSF} = A_{20} \text{ for SST32HF32A2}$

This device also supports BEF# controlled Block-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 13)

BA_X = Block Address


WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence

X can be V_{IL} or V_{IH}, but no other value.

FIGURE 12: WE# CONTROLLED FLASH BLOCK-ERASE TIMING DIAGRAM



Preliminary Specifications



Note: A_{MSF} = Most Significant Flash Address

 $A_{MSF} = A_{20}$ for SST32HF32A2

This device also supports BEF# controlled Sector-Erase operation.

The WE# and BEF# signals are interchangeable as long as minimum timings are meet. (See Table 13)

 $SA_X = Sector Address$

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence X can be V_{IL} or V_{IH} , but no other value.

FIGURE 13: WE# CONTROLLED FLASH SECTOR-ERASE TIMING DIAGRAM








FIGURE 14: SOFTWARE ID ENTRY AND READ



Note: X can be V_{IL} or V_{IH} , but no other value.

FIGURE 15: SOFTWARE ID EXIT AND RESET

Preliminary Specifications



Note: A_{MSF} = Most Significant Flash Address

 $A_{MSF} = A_{20}$ for SST32HF32A2

WP# must be held in proper logic state (V_{IL} or V_{IH}) 1 μs prior to and 1 μs after the command sequence.

X can be V_{IL} or V_{IH}, but no other value.

FIGURE 16: FLASH SEC ID ENTRY






FIGURE 17: RST# TIMING DIAGRAM (WHEN NO INTERNAL OPERATION IS IN PROGRESS)





FIGURE 18: RST# TIMING DIAGRAM (DURING PROGRAM OR ERASE OPERATION)



Preliminary Specifications



AC test inputs are driven at V_{IHT} (0.9 V_{DD}) for a logic "1" and V_{ILT} (0.1 V_{DD}) for a logic "0". Measurement reference points for inputs and outputs are V_{IT} (0.5 V_{DD}) and V_{OT} (0.5 V_{DD}). Input rise and fall times (10% \leftrightarrow 90%) are <5 ns.

Note: V_{IT} - V_{INPUT} Test V_{OT} - V_{OUTPUT} Test V_{IHT} - V_{INPUT} HIGH Test V_{ILT} - V_{INPUT} LOW Test

FIGURE 19: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 20: A TEST LOAD EXAMPLE






FIGURE 21: WORD-PROGRAM ALGORITHM






FIGURE 22: WAIT OPTIONS






FIGURE 23: SEC ID/SOFTWARE ID COMMAND FLOWCHARTS




FIGURE 24: SOFTWARE ID/SEC ID COMMAND FLOWCHARTS






FIGURE 25: ERASE COMMAND SEQUENCE





FIGURE 26: CONCURRENT OPERATION FLOWCHART



PRODUCT ORDERING INFORMATION



Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".


Valid combinations for SST32HF32A2

SST32HF32A2-70-4C-LS SST32HF32A2-70-4C-LFS SST32HF32A2-70-4C-LSE SST32HF32A2-70-4E-LS SST32HF32A2-70-4E-LSS SST32HF32A2-70-4E-LSS SST32HF32A2-70-4E-LSS

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.


Preliminary Specifications

PACKAGING DIAGRAMS



62-BALL LOW-PROFILE, FINE-PITCH BALL GRID ARRAY (LFBGA) 8MM X 10MM SST PACKAGE CODE: LS





63-BALL LOW-PROFILE, FINE-PITCH BALL GRID ARRAY (LFBGA) 8MM X 10MM SST PACKAGE CODE: LFS

TABLE 14: REVISION HISTORY

Number		Description	Date
00	•	Initial Release	Jun 2004
01	•	Changed I _{DD} test condition for frequency specification from 1/T _{RC} Min to 5 MHz Table 6 on page 12	May 2005
	 Added the solder reflow temperature to the "Absolute Maximum Stress Ratings" on page 11. 		
	•	 Added RoHS compliance information on page 1 and page 33 	
	•	Changes to the "Product Ordering Information" on page 33	
	 Removed all 90 ns information and associated MPNs 		
		 Added non-Pb MPNs for all devices 	
		 Removed SST32HF64A2/B2 commercial temperature devices and MPNs 	
	 Moved SST32HF64A2/B2 extended temperature MPNs to S71299 data sheet 		

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com